We provide IT Staff Augmentation Services!

Herdware Design Wngineer Resume Profile

2.00/5 (Submit Your Rating)

Summary

Hardware Engineer

CORE COMPETENCIES

  • Circuit Analysis Design Specification Development Component Selection Schematic Capture
  • FPGA HDL Verilog Design PCB Layout Preparation, Management and Review Lab Hardware Debug
  • Sustaining Engineering Design Verification Test DVT CE/UL Regulatory Compliance Testing

TECHNICAL SUMMARY

  • CAD TOOLS: Cadence Concept HDL, DXDesigner Viewlogic, Hyperlynx, ModelSIM, Synplify, Lattice ISP Lever, EZCAD, SPICE, MicroStation, Plan Ahead
  • LAB TEST TOOLS: Digital Sampling Oscilloscope, Logic Analyzer and Spectrum Analyzer

PROFESSIONAL EXPERIENCE

Confidential

Versatile hardware engineer able to contribute in a wide variety of roles: new product development, design verification testing, manufacturing engineering support and sustaining engineering.

Confidential

  • Provides product design development services.
  • Hardware design of new products, contributions include circuit design, component selection, schematic capture, signal integrity simulation Hyperlynx and bring-up/debug of prototype board assemblies.
  • Debugged design deficiencies of legacy products.

Confidential

  • Designs and manufactures medical alert and medication dispensing systems.
  • Developed test protocols to verify system integration and operability of COTS hardware with Philips medical alert systems.

Confidential

  • Designs and manufactures high performance telecom infrastructure.
  • The hardware sustaining team needed an additional HW Engineer to assist with a backlog of projects.
  • Performed lab bring-up of a system resource processor board, ran functional diagnostics, system testing and environmental stress testing. Debugged design flaws and developed corrective solutions e.g. FPGA logic design and schematic changes . Developed and performed a board level SI DVT.
  • Additionally, I provided root-cause analysis of customer product failures and released ECO's correcting the design flaws.

Confidential

  • Designs and manufactures Network Intrusion Prevention Systems.
  • The hardware development team needed an additional HW Engineer to assist with the development of a new series of products.
  • My contributions included schematic capture Cadence Concept/Allegro Design Entry HDL , lab bring-up, developing power consumption budgets, developing and executing a board level circuit DVT test plan, sustaining engineering and release of the products to manufacturing.
  • Corero had a product that was exhibiting a higher than expected failure rate at customers' sites. I successfully developed and implemented a solution reducing the product's failure rate and lowering the volume of product field returns.
  • The product design architectures included: MPC8313 microprocessor, DDR2 memory and RGMII, SGMII, SPI, XAUI, 10GbE interfaces.
  • Corero Network Security successfully introduced the IPS 5500 EC-Series to market.

Confidential

  • Designs and manufactures imaging and graphics systems.
  • Gerber's development team was in the process of integrating subsystems into their new Solara Ion Inkjet Printer. The first revision of system controller was in-house and the team needed a HW Engineer to bring-up and release the board to manufacturing.
  • My contributions included the debugging of design deficiencies, developing circuit design changes needed to correct design flaws. Supervising the schematic and layout design changes needed for a re-spin of the board.
  • Additionally, I designed and released a manufacturing test fixture to the assembly/test board house.
  • The product design architecture included a MPC8349 microprocessor and DDR2.
  • Gerber successfully introduced the Solara Ion Inkjet Printer to market.

Confidential

  • Develops optronic sensors and antenna masts for submarines.
  • I developed cable-harness diagrams, inter-unit cabling chassis wiring diagrams and schematics EZ CAD, DXDesigner ViewDraw, MicroStation .
  • Confidential
  • Designs and manufactures telecom/datacom technologies.
  • My contributions included researching the framing and electrical requirements of the JJ20 standard, schematic capture DxDesigner and developing a power consumption budget.

Confidential

SENIOR HARDWARE DEVELOPMENT ENGINEER

  • Lucent's InterNetworking Systems Division develops, manufacturers and markets telecom networking solutions.
  • I was member of the hardware design team that developed the SpringTide 7000 Wireless IP Service Switch platform contributing to the design of the Service Switch Midplane, Service Module and DS3 Line Card.
  • My contributions included writing design specifications, designing digital circuits, establishing layout guidelines such as routing and net scheduling rules, supervising the place and route of printed circuit boards.
  • Schematic capture DxDesigner , debugging design deficiencies, working with diagnostic engineers to validate software/hardware interaction, developed timing budgets, participating in product design reviews.
  • Component research/selection, developing power consumption budgets, performing signal integrity timing measurements and Verilog HDL logic design Xilinx Spartan .

Confidential

HARDWARE DESIGN ENGINEER

  • Great Nordic Nettest develops, manufacturers and markets test equipment and systems for the testing and monitoring of telecom and datacom communications networks.
  • I joined Great Nordic Nettest following my graduation from Johnson and Wales University.
  • Designed a 10 Mb/s WAN Data Line Interface Module. My responsibilities included developing the hardware design specification, component selection, schematic capture Viewlogic , logic design CPLD, Verilog , design simulation, lab bring-up and release to manufacturing. The module was capable of connecting to RS232, RS422, RS485, RS449, RS530 and V.35 interfaces at data rates up to 10Mbits/S.
  • Designed an ISA Backpanel. My responsibilities included developing the hardware design specification, component selection, schematic capture Viewlogic and release to manufacturing.
  • Designed product enhancement of an E1 interface pod utilizing Xilinx's FPGA CAE development tools. Enhancement provided the capability to capture unframed E1 traffic.
  • Provided continuing engineering support of the company's embedded system firmware DP8344 Communications Processor . Working from the customer failure reports, I replicated the customer's network environment, debugged and corrected the assembly level firmware programming faults.
  • Managed the EMC/EMI compliance testing of the company's products.

We'd love your feedback!